首页> 外文OA文献 >A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT)
【2h】

A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT)

机译:一种使用CmOs兼容的忆阻神经网络计算引擎   电荷陷阱晶体管(CTT)

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

A memristive neural network computing engine based on CMOS-compatiblecharge-trap transistor (CTT) is proposed in this paper. CTT devices are used asanalog multipliers. Compared to digital multipliers, CTT-based analogmultipliers show dramatic area and power reduction (>100x). The proposedmemristive computing engine is composed of a scalable CTT multiplier array andenergy efficient analog-digital interfaces. Through implementing the sequentialanalog fabric (SAF), the mixed-signal of the engine interfaces are simplifiedand hardware overhead remains constant regardless of the size of the array. Aproof-of-concept 784 by 784 CTT computing engine is implemented using TSMC 28nmCMOS technology and occupied 0.68mm2. It achieves 69.9 TOPS with 500 MHz clockfrequency and consumes 14.8 mW. As an example, we utilize this computing engineto address a classic pattern recognition problem-classifying handwritten digitson MNIST database - and obtained a performance comparable to state-of-the-artfully connected neural networks using 8-bit fixed-point resolution.
机译:提出了一种基于CMOS兼容电荷陷阱晶体管(CTT)的忆阻神经网络计算引擎。 CTT设备用作模拟乘法器。与数字乘法器相比,基于CTT的模拟乘法器显示出显着的面积和功耗降低(> 100x)。拟议的忆阻计算引擎由可扩展的CTT乘法器阵列和高能效的模拟数字接口组成。通过实现顺序模拟结构(SAF),简化了引擎接口的混合信号,并且无论阵列的大小如何,硬件开销都保持恒定。概念验证784 by 784 CTT计算引擎使用TSMC 28nmCMOS技术实现,占地0.68mm2。它在500 MHz时钟频率下达到69.9 TOPS,功耗为14.8 mW。例如,我们利用该计算引擎来解决经典的模式识别问题分类手写digitson MNIST数据库-并获得了与使用8位定点分辨率的最新连接神经网络相当的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号